ABSTRACT Four-level T-type nested neutral point clamped (NNPC) converter is a newly developed multilevel voltage source converter for higher power density systems in low and medium voltage applications. The T-type NNPC converter can operate over a wide range of voltages and own less proportion of components compared with other four-level topologies, which makes it attractive among multilevel converters. In this paper, an optimal voltage-level based model predictive control (OVL-MPC) with reduced calculation burden is proposed for the T-type NNPC converter. The main objectives of this paper are to achieve the T-type NNPC converter load current control and the flying capacitors voltages balancing while remaining computationally feasible. In our proposed method, the output voltage levels are considered as the control options rather than the switching states in the conventional MPC scheme. Meanwhile, a simplified capacitor voltage balancing approach is employed to regulate the voltages of the capacitors at their desired values without punishing the computational complexity. The contribution of this paper lies in the following two aspects: first, the finite control set is decreased in the optimization processes. Second, a simplified capacitor voltage balancing strategy is introduced for the T-type NNPC converter. The performance of the proposed OVL-MPC approach for the T-type NNPC converter under steady-state, transient-operation, and unbalance mode are verified by the simulation results.
I. INTRODUCTION
Multilevel voltage source converters (VSCs) have attracted much attention and widely accepted for medium-voltage high-power applications over the past three decades. Meanwhile, new power topologies and last achievements in terms of control have expanded the applications of multilevel VSCs to renewable energy conversion, motor drives, among others. The multilevel VSCs have a number of attractive features in comparison with the two-level VSCs such as better harmonic performance, higher operating voltages with same device
The associate editor coordinating the review of this manuscript and approving it for publication was Ning Sun. ratings, less dv/dt switching stresses, and small size of the interface transformers and output filter elements [1] - [4] .
Several multilevel topologies have been studied in the literatures [5] - [33] . Among them, the neutral-point-clamped (NPC) converter, flying capacitor (FC) converter, and the cascaded H-bridge (CHB) converter are classified into the classical multilevel converters. Some inherent drawbacks limit their applications. For NPC converter operating at a high number of voltage levels, the dc-link capacitors voltages balancing and the number of clamping diodes are two main issues. Meanwhile, the unequal losses between the switching devices will also hinder its application. For FC topology, the reliability of converter is degraded by an excessive increment in the number of capacitors. Also, the balancing control of the capacitors voltages makes the controller implementation more computationally costly. Besides, the CHB topology requires isolated dc sources that provided by the bulky and expensive phase-shifted transformer, which increases the volume and cost of the converter system [5] - [8] .
A great number of variants and advanced multilevel converters are developed in the literatures [9] - [33] to mitigate the aforementioned inherent drawbacks. For instance, a threelevel active NPC is proposed to eliminate the uneven power losses distribution in NPC [9] - [11] . This topology provides a controllable path for the neutral current by replacing the clamping diodes with clamping switches, which achieves the identical distribution of power losses among switching components. A four-level nested neutral point clamped (4L-NNPC) converter, which is a combination of FC converter and NPC converter, is presented in [12] - [15] . This topology exhibits a reasonable structure and less components in comparison to the other four-level converters. FIGURE 1. Three-phase Nested T-type Four-Level NNPC inverter [16] .
Among the advanced multilevel converters, a newly reported four-level topology named T-type NNPC converter draws attention. This topology is first introduced in [16] and the circuit configuration is illustrated in Fig.1 . The T-type NNPC topology is emerged as a promising multilevel converter in higher-power medium-voltage applications due to a fewer proportion of devices as compared with other existing four-level topologies [16] , [17] , as shown in Table 1 . For example, compared with the FC converter, it has less number of capacitors, thus the reliability of the system can be improved. Compared with the NPC and NNPC converter, the T-type NNPC topology has fewer proportion of clamping diodes, which make it cost-effective and easier to control. Besides, the isolated dc source and bulky phase-shifted transformer is not mandatory in the T-type NNPC topology as compared with the CHB converter. Other interesting features of the T-type NNPC converter include lower requirement of system volume, identical voltage stress among power semiconductors and the ability to operate over a wide range of voltages without the need to any devices in series. These advantages make the T-type NNPC converter more attractive over the other existing four-level topologies.
Due to the aforementioned merits, a growing body of literatures are investigated in the control and application of the T-type NNPC converter. The basic operation principle of this topology and comparative analysis with the NNPC converter are discussed and analyzed in [16] . A sinusoidal pulse width modulation technique is employed to control the T-type NNPC converter in [17] , and the experimental study is carried out to verify the effectiveness of this topology. However, the control strategies mentioned above are based on the linear controller, where the control performance of the systems is limited by the control parameters up to a certain extent. Recently, finite control-set model predictive control (FCS-MPC), as a nonlinear control strategy, emerges as a promising alternative solution for power electronics and motor drive applications. The FCS-MPC approach takes advantages of discrete nature and limited switching states of power converters, and thus, the tuning of PI regulators and modulators can be eliminated [18] , [19] . In contrast to the classical control strategy, the FCS-MPC approach is easy to design and owns a fast dynamic response. Other interesting features such as ability to handle several control objectives simultaneously within a control law, capability to include system constraints and non-linearity make the FCS-MPC scheme widely accepted among multilevel converters including NPC converter, FC converter, CHB converter, modular multilevel converter (MMC) and NNPC converter [20] - [25] . The basic implementation procedure of the FCS-MPC scheme for multilevel converters is shown in Fig.2 . Three parts are involved in the system: 1) prediction; VOLUME 7, 2019 2) optimization; and 3) capacitor voltage balancing (CVB). First, a discrete-time model is established to predict the future behaviors of control variables in the prediction process. Meanwhile, the reference values at the kth sampling instant are extrapolated to (k + 1)th sampling instant by using Lagrange extrapolation technique. Second, the predicted and the reference values along with other system constraints are formulated in a cost function, which is evaluated for all candidate switching states. Thereafter, the switching state minimizing the predefined cost function is selected and delivered in the optimization process. Third, the CVB part is to transfer the selected switching state into gate signals of power device while maintaining the capacitors voltages to their nominal values [26] .
Although the FCS-MPC seems promising, it suffers from large computational burden and complex CVB strategy when it comes to the multilevel converters. The substantial calculation burden plays an enormous intensity on the digital controller. It requires longer prediction intervals to execute the algorithm in optimization process, which will deteriorate the control performance of the converter and affect the output waveform quality. Therefore, it is necessary to develop a novel control scheme to reduce the calculation burden and balance the capacitors voltages [27] - [29] .
Motivated by the limitations above, several modified FCS-MPC approaches regarding the computational burden reduction and CVB control have been developed in [30] - [33] . In [30] , a novel sector distribution method based Lyapunov principle is proposed in the optimization process with the aim to mitigate the computational intensity. The reduction of computational burden is achieved in [31] by means of sorting the FCs voltages. Similarly to [31] , a decrease in control options is achieved in [32] by dividing the candidate switching states into several groups. In [33] , a voltage level based MPC is deployed, where the output voltage levels are considered as the control options instead of the switching states. In this sense, the further reduction of calculation burden can be achieved while maintaining the steady-state and dynamic process performance. However, all the aforementioned strategies are applied to the control of NNPC and MMC converters rather than the T-type NNPC converter. Meanwhile, the CVB control methods mentioned above are complex and time consuming.
In order to mitigate the aforementioned drawbacks, an optimal voltage-level based MPC (OVL-MPC) for the T-type NNPC converter with reduced calculation burden is proposed in this paper. More exactly, with aim of relieving the enormous calculation intensity, the novel OVL-MPC methodology is employed by evaluating all the available output levels rather than the combination of switching states. In this sense, load currents, as the main control objective of T-type NNPC converter, are expressed in terms of the voltage levels. The future behaviors of the control variables are obtained from the prediction output by using the discrete model of system. Thereafter, the predicted values and their reference are incorporated in a predefined cost function. The cost function is optimized to select the desired voltage level. In contrast to the conventional optimal switching state based MPC method, the rolling time in optimization process is much decreased in the proposed OVL-MPC scheme. Besides, in order to balance the FCs voltages, a simplified CVB strategy based on predefined logic tables is presented in our work. The developed CVB strategy is easy to implement and needs very few computations in comparison with the conventional method. Finally, simulation studies are carried out to validate the effectiveness of the proposed strategy.
The outline of this paper is as follows. The operation principle and mathematical model of the T-type NNPC converter are introduced in Section II. The proposed CVB strategy is described in Section III. The implementation of the proposed OVL-MPC scheme and CVB strategy are explained in Section IV. The simulation results are investigated in Section V. Section VI concludes this paper.
II. OPERATION PRINCIPLE AND MATHEMATIC MODEL OF THE T-TYPE NNPC CONVERTER A. OPERATION PRINCIPLE OF THE T-TYPE NNPC INVERTER
The topology structure of a three-phase T-type NNPC inverter is depicted in Fig.1 . The T-type NNPC inverter is a combination of a T-type inverter and a FC topology. The three phase legs of T-type NNPC inverter have same structure which consist of two FCs and six switching devices. The dc-side of the T-type NNPC inverter consists of two voltage source with a rating of V dc /2, and the three phase output terminal are connected to the load side in star connection, as shown in Fig.1 . By regulating the FC voltages of C j1 and C j2 (j = a, b, c) to one-third of the total dc bus voltage (V dc /3), the T-type NNPC inverter can generate four kind of output voltages at phase terminal. Meanwhile, all the six power semiconductors share identical voltage stress equal to V dc /3. Table 2 illustrates the correspondence between the output level, voltage vector, switching states and the switching vector of the T-type NNPC inverter. The four output voltage vectors, which are −V dc /2, −V dc /6, V dc /6 and V dc /2, can be achieved from six different combinations of switching states. These voltages are defined as the voltage potential at the phase output terminal with respect to the midpoint of dc-bus (o). The voltage vector V jo can be expressed by the output level N j as
As given in voltages respect to the signal of phase current. As a consequence, a CVB method is necessary here to identify the desired switching states with the aim of balancing the FCs voltages. The principle and implementation of the proposed CVB criterion in this design are presented in the following section.
B. MATHEMATICAL MODEL OF THE T-TYPE NNPC INVERTER
In FCS-MPC approach, a discrete-time model is used to obtain the predicted outputs of control variables. For the purpose of implementing the proposed OVL-MPC approach, a discrete mathematical model of three phase load currents is explained in this subsection. In this design, the predictive model is expressed by measured variables, system parameters and available voltage levels of the converter.
By applying the Kirchhoff's voltage law (KVL) to the T-type NNPC inverter circuit shown in Fig.1 , dynamic behaviors of the three phase voltages and load currents are derived as
where V ao , V bo and V co are the three-phase output voltages, R and L are the load resistance and inductance, i a , i b and i c are the load currents of phase-a, b, c, respectively. V no is the voltage between the load neutral and the midpoint of dc-bus, which is called common-mode voltage.
Assuming that the three-phase of T-type NNPC inverter have the same parameters in load-side, the summation of three-phase load currents equals to zero. By combining the (2) with the analysis above, the common-model voltage V no can be derived as
Thus, the (2) can be simplified as
where
The continuous-time mathematical model of the load currents is deduced from (4) as
The proposed OVL-MPC approach is implemented based on the discrete form of the control variables. In this design, the continuous-time expression of load currents is converted to the discrete-time domain by applying the Euler approximation approach shown as
where T s denotes the sampling period. Equation (7) is substituted in (6) and the dynamic behavior of the load currents in discrete form can be constructed as
It can be seen from (8) that the future behavior of load currents at the (k + 1)th sampling instant is predicted by the phase voltage vector and system parameters as well as the measured load currents at the kth sampling instant. The phase voltage vector is the function of output levels as shown in (1) . Since the four candidate voltage levels are considered as the control options in the proposed OVL-MPC approach, the cost function is only evaluated for four times in the optimization process. Consequently, the calculation burden is significant reduced. 
III. PROPOSED CAPACITOR VOLTAGE BALANCING METHOD A. ANALYSIS OF THE FLYING CAPACITORS VOLTAGES
In the T-type NNPC inverter, two FCs in each phase leg are charged or discharged based on the signal of load current and different current paths associated with distinct switching vectors. Fig.3 illustrates the impact of phase current direction and redundant switching vectors on the FCs voltages in detail.
As depicted in Fig.3 (a) and (f) (i.e. output level 0 and 3), the phase output terminal is directly connected to the midpoint of dc bus without involving the capacitor C j1 and C j2 . Thus the voltages of two FCs are not affected by the phase current and remain constant. In the case of output level 1 and 2, capacitor C j1 and C j2 are incorporated into the current paths and the voltages of two FCs are affected by different switching vectors and the direction of phase current.
For output level 1, Fig.3(b) illustrates the current path of switching vector 1A. In this case, the load current flows through the capacitor C j2 while C j1 is bypassed and makes no contribution to the phase output voltage. If i j > 0, the capacitor C j2 is discharged, and if i j < 0, the capacitor C j2 is charged. According to the KVL, V jo = −V dc /2 + V cj2 . The current path of switching vector 1B is shown in Fig.3(c) . In this case, the capacitor C j1 and C j2 are all incorporated into the current path and make contribution to the phase output voltage. If i j > 0, both C j1 and C j2 are charged, and if i j < 0, two FCs are all discharged. At this time,
Similarly, if the switching vector 2A is employed for the output level 2, as shown in Fig.3(d) , two capacitors are coupled and V jo = −V dc /2 + V cj1 + V cj2 . Fig.3(e) shows the current path of switching vector 2B, where only capacitor C j1 is involved. Specific load current direction charges or discharges the capacitor C j1 while C j2 is not affected. In this case, V jo = V dc /2 − V cj1 . Table 3 describes the behaviors of two FCs in inverter leg corresponding to the direction of load current and distinct redundant switching vectors. As can be seen, in the case of output level 1 and 2, redundant switching vectors provide different impacts on the capacitor C j1 and C j2 according to the signal of phase current. 
B. PROPOSED CVB METHOD
As analyzed above, the CVB strategy is mandatory for the T-type NNPC control with the aim to identify the best redundant switching vector which minimizes voltage deviations in FCs. The deviation of capacitor voltage is defined as the difference between the actual value and the desired value, as following
where V cjk denotes the voltage deviation of capacitor C jk , k = 1, 2. V * c is the nominal value of FCs voltage. To balance the capacitors voltages, V cjk should be regulated as close as possible to zero. More specifically, if V cjk > 0 at kth sampling instant, the appropriate switching vector which decreases the V cjk should be selected and applied to the converter at (k + 1)th sampling instant. If V cjk < 0 at kth sampling instant, switching vector charging the capacitor C jk should be selected and applied. It's easy to identify the best switching vector when V cj1 and V cj2 are both greater than zero or less than zero at the same time. However, the above principle is intractable to implement when V cj1 and V cj2 have different directions. For instance, in the case of output level 1 (N j = 1), assuming that the phase current is positive (i j > 0), the deviation of capacitor voltage V cj1 is positive ( V cj1 > 0) and the deviation of capacitor voltage V cj2 is negative ( V cj2 < 0), if switching vector 1A is select, even though it can stop the increasing of V cj1 through bypassing the capacitor C j1 , it will further decrease the V cj2 and deteriorate the performance. Alternatively, if switching vector 1B is select, V cj2 can be decreased by charging the capacitor C j2 toward the desired value, but C j1 will be over charged and deviated from the average, which is not appropriate either. Consequently, the coupled feature of two FCs in an inverter leg, which means two capacitors are charged or discharged jointly under some specific current paths, decreases the applicability of CVB strategy.
Motivated by the work in [26] , a novel CVB criterion based on simplified logic table is presented in this design by dividing the switching vectors and FCs into two groups.
As displayed in Table 3 , for output level 1, redundant switching vectors 1A and 1B always have opposite impact on the capacitor C j2 regardless of the load current direction. Similarly, both switching vectors 2A and 2B have opposite impact on the capacitor C j1 in the case of level 2. Thus, the switching vector 1A and 1B and capacitor C j2 can be incorporated into one group, corresponding logic table is given in Table 4 . The switching vector 2A and 2B and capacitor C j1 can be incorporated into another group and control criterion is shown in Table 5 . The two capacitors voltages can be controlled independently in each group. Table 4 shows the CVB criterion for balancing V cj2 . As can be seen, the switching vector is determined according to the deviation of V cj2 and the direction of phase current without considering the status of C j1 . For instance, in the case of V cj2 < 0, if phase current is positive (i j > 0), switching vector 1B is employed; otherwise switching vector 1A is optimal for the converter. When V cj2 > 0, if i j > 0, switching vector 1A should be selected; otherwise switching vector 1B is applied to the converter. Table 5 shows the CVB criterion for balancing V cj1 . In this sense, the redundancy is assessed according to the status of V cj1 and the signal of phase current. To be exact, when V cj1 < 0, switching vector 2A is optimum if i j < 0; otherwise switching vector 2B is selected. When V cj1 > 0, switching vector 2B is optimal vector if i j < 0; otherwise switching vector 2A is selected.
As analyzed above, Table 4 and Table 5 ensure the independent control of two FCs in each phase leg. Simple logic tables are established to choose the appropriate redundant switching vector. The criterion discussed above can be further simplified, as shown in Table 6 and Table 7 . Taking Table 6 for example, the logical judgement illustrated in Table 4 can be consolidate into one condition: sign( V cj2 ) & sign(i j ). This term means that switching vector 1A is employed when V cj2 and i j are both positive, otherwise 1B is selected. Consequently, the proposed CVB strategy shown in Table 6 and Table 7 are easy to implement and can achieve balancing control of FCs voltages in an efficient manner.
IV. OVL-MPC FOR T-TYPE NNPC INVERTER
The schematic diagram of the OVL-MPC approach for the 4L T-type NNPC inverter is shown in Fig.4 . Several steps associated with prediction, optimization and CVB part are involved in the design process. To further illustrate the operation principle of the proposed scheme, detailed step-by-step design procedure are performed as follows.
1) Sample system parameters including the three phase load currents (i j ) and the deviations of two FCs voltages ( V cjk ) at the kth sampling instant.
2) Set the reference voltage of two FCs:
3) Generate the reference load current at kth sampling instant. The three phase reference load currents are given as
where I * represents the magnitude, ω denotes the current frequency in rad/s, θ j ∈ {0, is necessary to compare with the predicted value, a thirdorder Lagrange extrapolation technique is employed in this design to obtain the future state of reference [24] i *
5) Predict the future behavior of the load currents i j (k + 1) by using (1) and (8). 6) Formulate a cost function in such a way that predicted current at the end of this sampling interval is as close as possible to its reference values
7) Evaluate four candidate voltage levels and determine the desired output voltage level which gives minimization to the predefined cost function. 8) Identify the best redundant switching vectors with respect to the specific output level according to the simplified CVB criterion shown in Table 6 and Table 7 .
V. SIMULATION RESULTS
To demonstrate the effectiveness of the proposed OVL-MPC approach, detailed simulation studies are carried out in MATLAB/Simulink software. A 4L T-type NNPC inverter model is established and the system parameters are given in Table 8 . The performance of load currents and FCs voltages are examined during the steady-state, transient-state, and unbalance mode. The efficiency of the developed simplified CVB strategy is also validated under various operation conditions.
A. STEADY-STATE PERFORMANCE
The steady-state simulation results of the proposed OVL-MPC scheme are presented in Fig.(6) demonstrates that the load currents total harmonic distortion (THD) of the proposed OVL-MPC scheme is 2.16%. To further assess the current performance, the reference current, predicted current in OVL-MPC controller, together with the output current in load side are investigated in Fig.(7) . It worth noting that the output currents perfectly tracks their reference. The tracking error, which is used to assess the tracking performance of output load currents and calculated by (14) , is 2.579% with the proposed OVL-MPC approach.
where n denotes the number of samples.
B. TRANSIENT-STATE PERFORMANCE
To evaluate the transient-state performance of the proposed OVL-MPC method, a 27.3% total dc bus voltage increment reference currents is 200 A, and frequency is 50 Hz, the FCs voltages are regulated to their desired values of 1.1 kV as shown in Fig.(9)(c) . At t = 0.2 s, the peak value of reference current changes to 250 A while frequency remains constant. In this case, the three phase load currents effectively track their reference without steady-state error, and six FCs voltages are well guaranteed without obvious ripples as depicted in Fig.(9)(b) and (c) . Again, the reference current magnitude decreases from 250 A to 150 A at t = 0.25 s. The good tracking performance of the load currents is demonstrated in Fig.(9)(b) . Meanwhile, the FCs voltages remain constant and not deviate from their nominal values even under the transient operation.
To evaluate the control performance of the proposed simplified CVB scheme, operation conditions of enabling and disenabling CVB controller are considered in this study and corresponding results are given in Fig.(10) . Initially (before t < 0.13 s), the simplified CVB strategy shown in Table 6 and 7 are enabled, the line voltage, three phase currents and FCs voltages are well regulated as depicted in Fig.(10) . At t = 0.13 s, the CVB controller is deactivated, the output line voltage is distorted and the FCs voltages diverge from their nominal values as shown in Fig.(10) . The distortion of FCs voltages increases the voltage stress in power devices and deteriorates the system performance. When the CVB strategy is reactivated again at t = 0.15 s, the trend of decreasing the capacitor voltage is mitigated and the FCs voltages start to converge toward their desired values as displayed in Fig.(10)(c) . These studies reveal the efficiency of the proposed simplified CVB strategy during dynamic process.
Furthermore, the efficacy of the proposed OVL-MPC scheme under various capacitor status is validated in Fig.(11) by setting different initial voltages of two FCs in phase-a. Fig.(11)(a) shows the result with respect to V ca1 = V ca2 = V dc /2 (i.e. 1650 V). Fig.(11)(b) shows the result with respect to V ca1 = V ca2 = 0. Fig.(11)(c) shows the result with respect to V ca1 = 0 while V ca2 = V dc /2. Fig.(11)(d) shows the result with respect to V ca1 = V dc /2 while V ca2 = 0. These results demonstrate that two FCs voltages can soon converge to desired values irrespective of initial capacitor voltage.
C. UNBALANCED OPERATION PERFORMANCE
The performance of the proposed OVL-MPC approach under unbalanced operation mode is presented in Fig.(12) . As observed from Fig.(12)(a) , the three phase reference currents have a balanced magnitude (i * a = i * b = i * c = 200 A at 50 Hz) when t < 0.15 s. The load currents tracks their reference perfectly and six FCs voltages are well controlled and maintained at the nominal values as shown in Fig.(12)(b) and (c). At t = 0.15 s, an unbalance is applied in the three phase reference current magnitude, where the magnitude of phase-b reference current is dropped from 200 A to 170 A as deticped in Fig.(12)(a) . In such a case, the proposed OVL-MPC scheme can generate the unbalanced currents at load side as displayed in Fig.(12)(b) . The FCs voltages can remain balance at nominal value of 1.1 kV during unbalanced operation condition as shown in Fig.(12)(c) .
VI. CONCLUSION
An optimal voltage-level based MPC characterized by reduced calculation burden for four-level T-type NNPC converter is presented in this paper. The most outstanding merit of 4L T-type NNPC converter is a less proportion of components as compared with other existing four level topologies. The control performance in terms of load currents tracking and FCs voltages balancing in the T-type NNPC inverter are examined in this design, while computational complexity is also considered. Significant improvement of the calculation efficiency is achieved in the proposed method from two aspects. First, an improved MPC based on voltage level optimum is employed to control the 4L T-type NNPC inverter under various operation conditions. In this methodology, four candidate voltage levels are considered as the control options rather than a large number of switching states, thus the finite control set is much decreased. Second, an simplified CVB strategy is introduced to balance the FCs voltages. In contrast to the conventional approach, the developed CVB scheme is easy to implement and require very few computation demand. Finally, the proposed OVL-MPC approach together with the simplified CVB strategy are tested in the 4L T-type NNPC inverter under various operation conditions with steady-state, transient-state and unbalance mode.
